Abstract-A novel optical correlator employing an opto-verylarge-scale-integration (VLSI) processor to construct the routing lookup table, in conjunction with an array of fiber Bragg gratings (FBGs) for multiwavelength optical header recognition is demonstrated. The FBG array provides wavelength-dependent time delays, whereas the opto-VLSI processor generates wavelength intensity profiles that match arbitrary bit patterns. The recognition of 4-b optical patterns is experimentally demonstrated at 2.2 Gb/s by showing that the correlator produces an autocorrelation waveform of high peak whenever the input bit pattern matches the wavelength intensity profile.
I. INTRODUCTION
T HE EVER-INCREASING demand for more bandwidth has driven the use of photonic technology in telecommunication and computer networks. The diversity of future services will require high-capacity optical networks that feature dynamic and high-speed routing and switching of data packets [1] , [2] .
High-speed optical-packet-switching networks require components that are capable of recognizing optical headers to enable on-the-fly accurate switching of incoming data packets to their destinations [3] . In conventional optical-packetswitched networks, packets are converted at each node from the optical domain to the electrical domain in order to process the header and make routing decisions [4] . To avoid this opticalto-electrical conversion, it is desired to perform all-optical header recognition through optical correlation operation [5] .
Optical header recognition based on time-domain optical correlation has recently attracted great attention, owing to its potential to recognize high-speed incoming bit streams [6] , [7] . Generally, in optical-header-recognition structures, the input header is correlated with predetermined patterns of a lookup table [8] . An autocorrelation function of a very high peak is generated whenever the optical header bit pattern matches a pattern of the lookup table, whereas only low-intensity crosscorrelation functions are produced for other patterns. Header recognition is accomplished through discrimination between autocorrelation and cross-correlation peaks using a threshold detector [5] .
The performance of optical-packet-switched networks relies heavily on the methods used for encoding, transmitting, and extracting the optical header [9] . Headers and payloads can be transmitted on the same wavelength [9] , [10] or each on a different wavelength [9] , [11] . In addition, the payload can be delivered at a designated wavelength while the header is transmitted on multiple wavelengths [12] - [19] . Several schemes for multiwavelength header recognition have previously been proposed, which are based on fiber Bragg gratings (FBGs) [12] - [14] , semiconductor optical amplifier (SOA) [15] , [16] , and serial-to-parallel conversion [17] , [18] .
In this paper, we propose and experimentally demonstrate a novel opto-very-large-scale-integration (VLSI)-based correlator architecture for multiwavelength optical header recognition, where the payload is delivered at a designated wavelength and the header bits are simultaneously transmitted on multiple wavelengths. The proposed architecture is based on the use of an array of FBGs of different Bragg wavelengths that provide wavelength-dependent time delays and an opto-VLSI processor [20] to construct the routing lookup table, which adaptively attenuates the intensities of the different wavelengths reflected off the FBG, thus creating a wavelength intensity profile that matches a specific bit pattern.
The advantage of using an opto-VLSI processor lies on its unique feature of reconfigurability to synthesize a lookup table of wavelength intensity profiles that matches different header bit patterns. This arbitrary lookup table enables future network expansion/upgrade to be performed without the need for service interruption. Unlike all other reported optical header recognition techniques that are designed for fixed data bit rates, opto-VLSI correlators are transparent to data bit rate changes. Hence, they are suitable for dynamic-packet-switched networks that operate at different data bit rates. On the other hand, transmitting the header bit patterns on multiwavelengths provides simplicity in the switch architecture, which does not require a nonlinear optical processing in the correlator for wavelength shifting and/or time shifting of individual header bits. As a result, the use of multiwavelength header transmission makes the proposed correlator very attractive for ultrahigh-speed optical networks.
In this paper, experimental results for the recognition of 4-b 2.2-Gb/s optical headers are reported, where a high-peak autocorrelation function is generated when the optical bit pattern matches the wavelength profile and a low-amplitude crosscorrelation function otherwise. This paper is organized as follows: Section II reviews the steering capability of opto-VLSI processors. In Section III, the proposed multiwavelength optical correlator architecture is presented. The experimental setup is shown in Section IV, and the results are discussed in Section V.
II. OPTO-VLSI PROCESSOR
A reconfigurable opto-VLSI processor comprises of an array of liquid-crystal (LC) cells driven by a VLSI circuit that generates digital holographic diffraction gratings to steer and/or shape optical beams [20] , as illustrated in Fig. 1 . Each pixel is assigned a few memory elements that store a digital value and a multiplexer that selects one of the input voltages and applies it to the aluminum mirror plate. An opto-VLSI processor is electronically controlled, software configured, polarization independent, cost effective because of the high-volume manufacturing capability of VLSI chips as well as the capability of controlling multiple optical beams simultaneously, and very reliable because beam steering is achieved with no mechanically moving parts [21] . These attractive features open the way for opto-VLSI technology to be employed in reconfigurable optical networks. Fig. 1 also shows a typical layout and a cell design of an eight-phase opto-VLSI processor. Indium-tin oxide (ITO) is used as the transparent electrode, and evaporated aluminum is used as the reflective electrode. By incorporating a thin quarter-wave plate (QWP) layer between the LC and the VLSI backplane, a polarization-insensitive opto-VLSI processor can be realized, allowing optical beam steering with a polarization-dependent loss as low as 0.5 dB as reported by Manolis et al. [22] . The ITO layer is generally grounded, and a voltage is applied at the reflective electrode by the VLSI circuit below the LC layer to generate stepped blazed gratings for optical beam steering [20] , [23] . Fig. 2 illustrates the steering capability of an opto-VLSI processor of pixel size d driven by blazed gratings [ Fig. 2(a) ], which correspond to the phase holograms [ Fig. 2(b) ]. If the pitch of the blazed grating is q × d, the optical beam is steered by an angle θ that is proportional to the wavelength (λ) of the light and inversely proportional to q × d, as shown in Fig. 2(c) . A blazed grating of arbitrary pitch can be generated using MATLAB or LabView by digitally driving a block of LC pixels with appropriate phase levels, which can be controlled by changing the voltage applied to each pixel so the incident optical beam is dynamically steered along an arbitrary direction.
For a small incidence angle, the maximum steering angle of the opto-VLSI processor is given as [20] 
where M is the number of phase levels, d is the pixel size, and λ is the wavelength of the incident beam. For example, a four-phase opto-VLSI processor that has a pixel size of 5 µm can steer a 1550-nm laser beam by a maximum angle of around ±4
• . The maximum diffraction efficiency of an opto-VLSI processor depends on the number of discrete phase levels that the VLSI can accommodate. The theoretical maximum diffraction efficiency is given as [24] 
where n = gM + 1 is the diffraction order (i.e., n = 1 is the desired order), and g is an integer. Thus, an opto-VLSI processor with binary phase levels can have a maximum diffraction efficiency of 40.5%, whereas four phase levels allow an efficiency of up to 81%. The higher diffraction orders (which correspond to the cases g = 0) are usually unwanted crosstalk, which must be attenuated or properly routed outside the output ports to maintain a high signal-to-crosstalk performance.
III. MULTIWAVELENGTH OPTICAL HEADER RECOGNITION ARCHITECTURE Fig. 3 shows the proposed architecture for multiwavelength optical header recognition. The payload is transmitted on a wavelength λ 0 , whereas the header pattern modulates wavelength-division multiplexed (WDM) optical carriers (λ 1 , λ 2 , . . . , λ N ) . The header recognition is mainly accomplished by employing 1) an array of FBGs of Bragg wavelengths designed to match the header wavelengths (λ 1 , λ 2 , . . . , λ N ) and spacing corresponding to half of the bit time of the header (the total delay increment of a round trip is one bit time) and 2) an opto-VLSI processor that generates a routing lookup table through spectral masking of the header wavelengths with matching wavelength intensity profiles to generate autocorrelations of the header bit patterns.
Upon reflection off the Bragg gratings (Fig. 3) , the tapped WDM components of the header are demultiplexed, and each wavelength is converted via a collimator to a collimated optical beam. Using a free-space optical splitter array, each collimated beam is equally split vertically into N beams and mapped onto N pixel blocks on a two-dimensional (2-D) opto-VLSI processor. The active window of the opto-VLSI processor is logically partitioned into rows of pixel blocks, where each pixel block can be driven by a digital phase hologram. A wavelength component incident on a pixel block can either be steered along a specific optical path, thus coupled, through a grating, into the output fiber collimator or deliberately steered "offtrack" so that its power is not coupled back into the fiber collimator. By loading the pixel blocks with optimized digital phase holograms, the intensities of the different wavelengths reflected off the pixel blocks of a row can be arbitrarily attenuated to realize a wavelength profile that matches a specific header pattern. Because the wavelengths had been delayed by one-bit-time increments, an autocorrelation function that exhibits a high peak at its center of symmetry is detected by the photodetector when the header bit pattern matches the wavelength profile generated by the opto-VLSI processor. By comparing the photodetected signal to a threshold level, an electrical signal is generated, which drives the switch to route the individual optical packet. On the other hand, if the header bit pattern does not match the wavelength profile, the correlator output exhibits no spike, and hence, the header pattern is not recognized by the threshold detector. As shown in Fig. 3 , the pixel blocks of a particular row are driven by steering holograms that steer the different wavelengths to a central spot on a 2-D grating that couples them into a fiber collimator, thus realizing a wavelength intensity profile that matches a specific header pattern. By addressing the pixel blocks of the different rows, multiple patterns can be recognized using a single opto-VLSI processor. Note that, because the opto-VLSI processor can synthesize arbitrary wavelength intensity profiles, the proposed correlator architecture can be reconfigured to recognize arbitrary header patterns.
IV. EXPERIMENT SETUP
To prove the principle of the proposed correlator architecture, a 4-b correlator demonstrator was set up, as shown in Fig. 4 . An HP 70841B pattern generator was used to generate a 4-b packet 1101 at 2.2 Gb/s. Four lasers of wavelengths 1533.5, 1531.9, 1530.4, and 1528.9 nm were multiplexed and intensitymodulated using an external electrooptics modulator. The modulated wavelengths were launched into an array of four FBGs with a uniform center-to-center spacing of 45 mm, and the Bragg wavelengths exactly match the laser wavelengths (i.e., 1533.5, 1531.9, 1530.4, and 1528.9 nm). The delayed multiple wavelengths that were reflected off the Bragg gratings were routed through an optical circulator and amplified using an erbium-doped fiber amplifier (EDFA). The wavelengths were then routed (by the second circulator) to a 1-mm diameter collimator, and the collimated beam was launched toward a 1200-line/mm grating surface. The latter spread the wavelengths along different directions and mapped them onto the active window of the opto-VLSI that was logically partitioned into four pixel blocks that appropriately attenuate the different wavelength components to generate a wavelength intensity profile that matches the 1101 header pattern.
The diffraction grating used in the experiments was a blazed grating of 1200-line/mm, and the opto-VLSI processor had 1 × 4096 pixels. Phase holograms of 256 levels were generated by applying appropriate voltage levels between 0 and 5 V to the individual pixels. The measured two-way fiber coupling losses were around 2 dB. A program was written in MATLAB to generate and send command voltages in the form of images to the opto-VLSI processor to generate optimized steering holograms for the incident wavebands. The program allowed the user to steer many input channels, with each being independently controlled in terms of position, width, and phase profile. The initial phase hologram used for the real-time optimization procedure was a blazed grating.
It was found that the width of a pixel block influences the reflected power coupled into the fiber collimator and hence controls the attenuation of the waveband associated to that pixel block. It was also found that the position of the pixel block relative to the center of the associated waveband influences the bandwidth and sidelobes of the coupled wavebands. Note that, by using an opto-VLSI processor with a wider active window or a diffraction grating with lower groove frequency, a broader tuning wavelength span can be achieved.
Each wavelength band was allocated a pixel block that was independently addressed to be either reflected back along its incident optical path and hence coupled into the fiber collimator with minimum attenuation or appropriately steered or reshaped so that a fraction of its power is coupled back into the fiber collimator, leading to independently controlled variable optical attenuation for each wavelength band. Optical attenuation with a 0.2-dB resolution was achieved by a steering hologram of 64 × 64 pixels. Fig. 5(a) shows the steering digital holographic diffraction gratings of the four pixel blocks, which coupled the wavelength components 1533.5, 1530.4, and 1528.9 nm back into the collimator and attenuated (steered away) the wavelength component at 1531.9 nm, as shown in Fig. 5(b) . In this case, the wavelength intensity profile was 1101, which matches the input bit pattern. The coupled-back optical signal was detected by the high-speed photodetector, and the photocurrent (which is proportional to the autocorrelation of the header) had a high peak at its center, as shown in Fig. 6(a) .
V. RESULTS AND DISCUSSIONS
To investigate the case when a bit pattern mismatches the wavelength profile, the bit pattern was changed to 1011, whereas the wavelength profile was kept intact as 1101. For this scenario, the correlator output is shown in Fig. 6(b) . In this particular case, it is noticeable that when the header does not match the wavelength profile, the correlator output exhibits no spike, and hence, the bit pattern cannot be recognized by the threshold detector.
To demonstrate the capability of the proposed correlator architecture to recognize arbitrary bit patterns, the bit pattern was changed to 1011 and the opto-VLSI was reconfigured to synthesize a matching wavelength intensity profile of 1011. Fig. 7(a) shows the steering digital holographic diffraction gratings of the four pixel blocks, which coupled the wavelength components 1533.5, 1531.9, and 1528.9 nm back into the collimator and dropped the 1530.4-nm wavelength, as shown in Fig. 7(b) . Fig. 8 shows the photodetected output waveform, which exhibits a high peak at its center, thus confirming that the wavelength intensity profile matches the bit pattern.
Note that when the 1111 pattern is correlated with a set of pixel blocks that are configured to recognize the 1011 pattern, the photodetected output waveform will also produce a high peak that is above the threshold, thus leading to a switching error. To uniquely recognize a pattern, a second set of opto-VLSI pixel blocks configured in complement to the first set can be used in conjunction with an AND gate, as reported by Hauer et al. [8] .
Figs. 5-8 demonstrate the capability of the proposed structure to reconfigure its wavelength intensity profile, enabling the recognition of arbitrary bit patterns. This is mainly due to the unique features of opto-VLSI processors, which include a wide wavelength range of operation, the ability to synthesize a lookup table of wavelength intensity profiles that match arbitrary header patterns, and transparency to data bit rate.
It is important to note that the scalability of the proposed correlator architecture to higher bit headers and bit rates depends on the size of the active window and the bandwidth of the opto-VLSI processor. The active window of the opto-VLSI processor can practically be as large as 20 × 20 mm. For a pixel size of 5 × 5 µm, 4000 × 4000 pixel opto-VLSI processors can be fabricated. Using pixel blocks of 64 × 64 pixels and a dead space of 64 pixels, headers of 32 b can be realized. Finally, opto-VLSI processors have optical bandwidths exceeding 50 nm [23] ; thus, the proposed correlator architecture can be scaled at 100 Gb/s and beyond. Note that the dispersion caused by the opto-VLSI (being a diffractive element) was experimentally investigated to ensure that the optical header recognition is not degraded by the pulse broadening. For input optical pulses of widths 0.45 and 0.3 ns (corresponding to 2.2-and 3.2-Gb/s bit rates, respectively), the measured pulse broadening was less than 0.01 ns; hence, the dispersion caused by the opto-VLSI processor was negligible. For such lowpulse broadening, we anticipate that the opto-VLSI system can operate with negligible dispersion at 10 Gb/s.
VI. CONCLUSION
An optical correlator employing an array of FBGs and an opto-VLSI processor has been proposed for multiwavelength optical header recognition, where the payload is delivered at a designated wavelength and the header is transmitted on multiple wavelengths. The opto-VLSI processor can synthesize arbitrary wavelength intensity profiles, enabling multiple arbitrary patterns to be recognized. The recognition of arbitrary 4-b header patterns was experimentally demonstrated at 2.2 Gb/s. Results have shown that when the header matches the wavelength profile, the correlator output exhibits a spike that can be recognized by a threshold detector.
